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Abstract. In this paper we examine the impact of deep sub-
micron CMOS technology on analog circuit design with a
special focus on the noise performance and the ability to de-
sign low-noise preampliﬁers. To point out, why CMOS tech-
nology can grow to a key technology in low-noise and high-
speed applications, various ampliﬁer stages, applied in litera-
ture, are compared. One, that ﬁts as a current preampliﬁer for
low-noise applications, is the current mirror. Starting from
the basic current mirror, an enhanced current preampliﬁer is
developed, that offers low-noise and high-speed operation.
The suggested chip is realized in 0.12µm CMOS technol-
ogy and needs a chip area of 100µm×280µm. It consumes
about 15mW at a supply voltage of 1.5V. The presented cur-
rent preampliﬁer has a bandwidth of 750MHz and a gain of
36dB. The ﬁelds of application for current preampliﬁers are,
for instance, charge ampliﬁers, ampliﬁers for low-voltage
differential signaling (LVDS) based point-to-point data links
or preampliﬁers for photodetectors.
1 Introduction
The heading towards high-speed circuits and low power dis-
sipation combined with a cost-effective design in digital
CMOS technology leads to lower structure sizes. As a result
of mixed-signal design in System-on-Chips (SoCs), where
analog and digital circuits are assembled on one chip, ana-
log designers have to concern about this technology. New
CMOS technologies open up some advantages but entail se-
vere drawbacks as well. Short gate lengths, which simulta-
neously means small parasitic capacitances, boost the transit
frequency of the CMOS transistors to a high level. Further-
more, circuit designs with low power dissipation and cheap
fabrication costs are possible. The disadvantages have to be
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considered as well. A severe problem is the low supply volt-
age, that is deﬁned by the break-through voltage of the tran-
sistors. The low supply voltage affects the signal headroom
too, which is decreasing drastically. Further issues are the
increase of 1/f-noise with smaller gate lengths and the dra-
matic decrease of the Early voltage (Chang, 1991). Another
challenge is, that gate leakage and its mismatch are a serious
problem in new technologies like 65nm CMOS (Annema
et al., 2005). The improvement of matching by increasing
the gate area, results in an enhancement of the parasitic ca-
pacitances and thus in a limitation of the speed. The above
mentioned characteristics of deep sub-micron CMOS tech-
nologies force a careful circuit design for a proper system
performance.
Sometimes current-mode circuits can have some advan-
tages compared to voltage-mode circuits in new CMOS tech-
nologies. Current-mode circuits provide the opportunity for
low supply voltage, have a tunable input impedance and
are less susceptible to power and ground ﬂuctuations. Fur-
thermore current-mode signal processing is a very attractive
approach due to the simplicity in implementing operations,
such as addition, subtraction and multiplication by a constant
(Yuan, 2006).
Current ampliﬁcation, as an essential part in analog cir-
cuit design is necessary for various devices and sensor in-
terfaces, measurement equipment or signal-processing cir-
cuits. A reliable detection of currents in the range of nano-
ampere to micro-ampere is a complex problem depending on
the requirements of the target system. Small currents appear
in various tasks, which may have many different speciﬁca-
tions. Those speciﬁcations concern bandwidth, power con-
sumption, supply voltage, linearity, noise, et cetera. Feasi-
ble applications for current ampliﬁers are preampliﬁers for
measurement systems, charge ampliﬁers, current-mode ﬁl-
ters or optical sensors and ampliﬁers for low-voltage differ-
ential signaling (LVDS) based point-to-point data links or
high-speed bus systems.
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Fig. 1. General schematic of a transimpedance ampliﬁer.
The possibilities that allow the transformation of low
input-signal currents are presented in Sect. 2, the proposed
circuit is described in Sect. 3 and measurement results are
given in Sect. 4.
2 Current ampliﬁers
In literature, two common approaches of current ampliﬁca-
tion are mentioned. Both, the transimpedance ampliﬁer and
the current mirror, are compared to each other.
2.1 The common approach: transimpedance ampliﬁer
Acommonapproachtoconvertthecurrent-modeinputsignal
toaproportionalvoltagesignalistheuseofatransimpedance
ampliﬁer (TIA). A conventional TIA, as shown in Fig. 1, has
the simpliﬁed transfer function
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where A denotes the open-loop voltage gain, RF and CT give
the feedback resistance and the total input capacitance, re-
spectively. It easily can be seen, that the cut-off frequency
can be increased by lowering the feedback resistance RF.
Unfortunately, RF has an undesirable direct impact on the
overall gain, that is also lowered.
An estimation of the equivalent input noise current is pre-
sented in Park and Papavassiliou (1999). The examination
of the noise sources in the general transimpedance ampliﬁer
shows the inﬂuence of the circuit parameters on the noise
performance (Eq. 2). The equivalent input noise current is
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Fig. 2. Basic current mirror.
where Beq is the noise bandwidth and v2
n and v2
f are denoted
by (0=2/3 in the saturation region)
v2
n =
4kT0
gm
and v2
f = 4kTRF . (3)
The ﬁrst term of Eq. (2) is dominant for high frequencies,
hence, CT has to be as low as possible. The second term of
Eq. (2) shows that a reduction of the feedback resistor RF
leads to higher noise. The above considerations show, that
the value of RF has to ﬁt for the trade-off between band-
width, gain and noise. The use of a current preampliﬁer of-
fers a way out of these limitations (Yuan, 2006).
2.2 Current mirror
Besides various current-mode ampliﬁer structures, the cur-
rent mirror is a basic cell, that is commonly used for current
ampliﬁcation. A simple current mirror, as shown in Fig. 2,
consists of two transistors. The ratio of their currents is given
by
iout
iin
= N =
W2
L2
W1
L1
, (4)
assuming, that vGS is equal for both transistors. To obtain
good matching, the channel length L is usually kept equal for
both transistors. Other important properties with a positive
impact on current preampliﬁers when using current mirrors
are the low input resistance and the high output resistance
(Laker and Sansen, 1994).
Current ampliﬁers are already topic in recent publica-
tions. The potential advantage of a current preampliﬁer cir-
cuit combined with a transimpedance ampliﬁer compared to
a classical transimpedance ampliﬁer is shown in Sturm et
al. (2005). An optoelectronic receiver IC for optical stor-
age applications is presented. They suggest a two-stage de-
sign, consisting of a current preampliﬁer and a following
TIA, which is called ITIA. The current preampliﬁer is a cur-
rent mirror, that is made of two bipolar NPN transistors.
A noise performance calculation, that compares a classi-
cal transimpedance ampliﬁer with the proposed ITIA shows
that the input referred current noise can be lower for the
ITIA structure. For high-frequency operation the classical
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Fig. 3. A low-noise current preampliﬁer in CMOS technology.
TIA structure suffers from some poor properties concerning
noise, as already mentioned. A high bandwidth needs a low
feedback resistor, which increases the noise contribution and
lowersthetransimpedancegain. Especiallyforlowinputcur-
rents, that need a high gain for further signal processing and
a high signal-to-noise ratio the ITIA shows a much better
noise performance than the classical TIA. This comparison
demonstrates, that current preampliﬁers lead to a better noise
performance than the classic TIA input stage, if low input-
signal currents and high frequencies are demanded.
A low-noise ampliﬁer (LNA) topology for Optoelectronic
Integrated Circuits (OEICs) is shown in Fig. 3 using 0.18µm
CMOS technology by Giardina et al. (2006). The proposed
LNA contains a current mirror, an ampliﬁer stage and an in-
verting stage. The capacitors C1 and C2 are used to enhance
the bandwidth of the ampliﬁer. The inverting stage adds a
phase shift of π to drive the gates of M1 and M2 in the correct
phase. Beside the presentation of the OEIC preampliﬁer the
beneﬁts of decreasing gate lengths for OEICs were empha-
sized. They concluded, that decreasing gate lengths improve
the noise performance of CMOS circuits at a given input ca-
pacitance, this means that the lowest noise level is limited by
the minimal gate length.
3 Circuit design
In this paper, we propose a current preampliﬁer designed
in 0.12µm CMOS technology. The presented current-mode
preampliﬁer is based on a current mirror as well. As shown
in Fig. 4, the current mirror consists of transistors M1 and
M2, whose width ratio leads to a current ampliﬁcation. The
injected input current iin is mirrored to iout as a result of the
common gate-source voltage. For the enhancement of the
speed of the current mirror preampliﬁer, additional voltage-
mode ampliﬁers are used to regulate the gates of the current
mirror transistors. For this operation the change of the poten-
tialattheinputnode, causedbytheﬂuctuatinginputcurrents,
is used. An increasing current in transistor M1 causes a slight
voltage reduction on the input node and vice versa. This cur-
rent dependent voltage alteration is ampliﬁed and used in the
Fig. 4. Block diagram of the low-noise current preampliﬁer.
Fig. 5. Schematic of the current preampliﬁer.
feed-forward loop, consisting of stages A and B, to drive the
gates. This technique rises the bandwidth and allows high-
speed operation.
To keep an eye on the noise performance of the current
preampliﬁer, another important item, that concerns the de-
sign of voltage ampliﬁers A and B, has to be observed. To
obtain the highest signal-to-noise ratio, the ﬁrst ampliﬁer
(ampliﬁerA) should havemaximum gain. The second ampli-
ﬁer (B), as depicted in Fig. 4, is used to change the phase of
the voltage signal and to adjust the gain of the feed-forward
circuit.
In Giardina et al. (2006) the circuit details for the blocks
in Fig. 3 were not described. Here, we introduce a solution.
In addition we exploit PMOS transistors (M1, M2) in the cur-
rent ampliﬁer (Figs. 4 and 5). The PMOS transistors allow
the reverse current direction, that is needed in several sensor
applications. Moreover a PMOS transistor, in the technology
used, adds less noise to the preampliﬁer as well and affects
the overall noise performance in a positive manner.
In Fig. 5 the detailed ﬁnal circuit of the current pream-
pliﬁer, except biasing, is shown. Above considerations are
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Fig. 6. Chip photo of the current preampliﬁer.
Fig. 7. Layout of the current preampliﬁer.
directly observed in the circuit design. To achieve high gain
and to maximize the signal-to-noise ratio in the feed-forward
path, a common-source ampliﬁer is used for the ﬁrst stage.
The following ampliﬁer has the structure of an inverter stage
in feedback conﬁguration with R2. The ratio R2
R1 adjusts the
overall gain of both voltage ampliﬁers, that has an impact on
bandwidth and operation point of the current-mode pream-
pliﬁer.
The cut-off frequency of the entire preampliﬁer is set by
resistor R3, as shown in Fig. 5. The resistor and the par-
asitic gate-source capacitance of the transistor M2 build a
ﬁrst-order low-pass, whose bandwidth deﬁnes the cut-off fre-
quency of the preampliﬁer. The circuit performance and
measurement results are presented in the following section.
4 Measurement results
The above described current-mode preampliﬁer was simu-
lated and fabricated in 0.12µm CMOS technology. Since
the chip photograph in Fig. 6 does not show any details due
to the planarization and passivation layers, the layout of the
chip is shown in Fig. 7. The measured power consumption
Fig. 8. Measured frequency response.
Fig. 9. Measured versus simulated spectral current noise density.
of the chip was 15mW at a supply voltage of 1.5V. The ac-
tive area is 100µm×280µm. The achieved gain is approxi-
mately 36dB and the bandwidth is about 750MHz. Figure 8
shows the measured frequency characteristic.
Figure 9 shows the simulated spectral noise density versus
themeasuredspectralcurrentnoisedensityattheoutput. The
measuredoutputspectralcurrentnoisedensitymatchestothe
simulated values very well, and results in 380pA/
√
Hz. The
output noise integrated over the bandwidth of 750MHz is
equal to 10µA. The equivalent input referred current noise
is 165nA.
Table 1 shows a comparison of the presented current
preampliﬁer to recent publications. Although the gain is not
the highest, which is difﬁcult to compare because of mul-
tistage ampliﬁer design of Sturm et al. (2005) and de Jong
et al. (2002), we achieved the highest bandwidth. We fabri-
cated in the newest technology, which has only 1.5V supply
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Table 1. Comparison to other publications.
Publication Sturm et al. (2005)1 Giardina et al. (2006) de Jong et al. (2002)2 This Work
Gain 108dB 48dB max. 66dB 36dB
Cut-Off Frequency 260MHz 600MHz 250MHz 750MHz
Technology 0.5µm BiCMOS 0.18µm CMOS 0.6µm CBiMOS3 0.12µm CMOS
Supply Voltage 5V 1.5V 5V 1.5V
Power Consumption 300mW 12.5mW 170mW 15mW
Active Area n.s.3 360×260µm2 n.s.3 100×280µm2
1 two stages
2 four stages
3 not speciﬁed
Table 2. Performance summary of the proposed current-mode
preampliﬁer.
Gain 36dB
Cut-Off frequency 750MHz
Technology 0.12µm CMOS
Supply voltage 1.5V
Power consumption 15mW
Active area 100×280µm2
Integrated In-Band Output
Current Noise 10µA
Equivalent Integrated In-Band
Input Noise Current 165nA
voltage. Furthermore we designed the chip with the smallest
active area. Unfortunately Sturm et al. (2005) and de Jong
et al. (2002) did not mention their active area, but it can be
estimated that a multistage ampliﬁer design occupies a larger
area. In Table 2 the performance of the proposed current
preampliﬁer is summarized.
5 Conclusions
In this work we present a low-noise current preampliﬁer
based on a current mirror in 0.12µm CMOS technology. It
can be used for current-mode circuits, measurement systems,
charge ampliﬁers, optical sensors, et cetera. Furthermore
the classical transimpedance ampliﬁer is compared to this
new approach. Motivations to realize a low-noise current-
mode ampliﬁer in deep sub-micron CMOS processes are
highlighted. The obtained observations were used to real-
ize a low-noise preampliﬁer employing a feed-forward path
to broaden the bandwidth. The insertion of PMOS transistors
as current mirror has a positive impact on the noise perfor-
mance. The designed preampliﬁer stage has a gain of 36dB
and a bandwidth of 750MHz. The ampliﬁer with the size
of 100µm×280µm consumes about 15mW at 1.5V power
supply.
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